Abstract-
I. INTRODUCTION
The rapidly developing research on wide-band III-Nitride semiconductor materials (such as GaN) has been driven by the unique properties of these materials, making the III-Nitride technology a promising approach for high-power, hightemperature applications [1] [2] [3] . These devices can be extremely useful in industrial power electronic applications and can improve the efficiency and the regulation in AC-DC and DC-DC converters. Unfortunately, the use of wide-band III-Nitride (GaN) devices is currently limited mainly to telecom and low-power applications. The lack of highfrequency drivers is one of the factors preventing their application to power converters [4] [5] . Modified driver ICs for power Si-MOSFETs are, currently, used to drive the HFET switches, unfortunately, most of them work at relatively low frequencies (below 1MHz) [6] [7] [8] [9] . Few of the driver ICs achieve a switching frequency around 5MHz, but their output impedance characteristics are not compatible with the GaN devices and can lead to unnecessary power loss [10] [11] [12] .
An innovative low power-loss, high-speed drive circuit for GaN power devices was introduced in [4] This work can be considered an adaptation of the driver proposed in [13] .
The proposed drive circuit makes GaN devices applicable in power electronics and also makes it possible to fully exploit the advantages of GaN devices, such as superior switching speed and operation in high-power and high-temperature power applications.
The preliminary experimental measurements on a first demonstrator revealed some limitations ascribable to the implementation layout: distorted drive signals, unmatched drive current, long delay time, and rise and fall time [4] .
The present paper discusses the improvements in the design and the integrated circuit (IC) implementation.
Simulation results show a significant recovery of the overall performances.
II. IC DESIGN CONSIDERATIONS
Fabrication technology for high-speed digital integrated circuits has traditionally sought to reduce the minimum feature size and gate oxide thickness in order to reduce the power supply voltage requirements. However, this trend runs contrary to the demands of the power electronic devices, which typically require much higher supply voltages than those used by digital ICs. The schematic of the entire drive circuit, integrated into a single IC chip, including the level shifters, charge pump, digital block and resonant driver, is reported in Fig.1 . In the CMOS process, the functions of drain and source on a transistor switch places, so to speak, if the polarity of their voltage changes; as in the resonant driver, in order to avoid improper operation, diodes D1 and D2 have to be connected to the PMOS and NMOS to make them conduct unidirectional. Diodes D3 and D4 are used to form the lowimpedance path in order to recover the energy.
The use of the SVX technology in the design of the highefficiency, negative charge pump and level shifters to obtain high-current, low power-consumption, and high-speed characteristics, represents a critical step in the integration process. In our first tape-out, a 10MHz, 50mA, -7V output voltage driver IC will be fabricated for 100V, 1A GaN devices; the process chosen is H35B4 in Austriamicrosystems.
III. DESIGN OF THE TWO-STAGE, POSITIVE-TO-NEGATIVE LEVEL SHIFTER FOR THE DRIVE CIRCUIT
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Improvements in the HV transistors switching frequency can be obtained by the use of higher gate-source voltage.
Furthermore higher gate-source voltage can also avoid the circuit failure risk due to high threshold voltage of HV transistors.
The schematic of the new two-stage, positive-to-negative level shifter proposed is reported in Fig.2 ; signal voltagelevels are also shown in the figure. A brief description of the stages is hereafter reported.
(
1) The First Stage of the Level Shifter
The first stage, reported in Since the input digital signals are 3.3V, and there is a voltage drop at the current mirror node "com" as shown in 
The signals SH and SH are outputted to high-voltage buffers to generate the signals with voltage swing from VSSH to zero and with increased output current.
IV. PRELIMINARY RESULTS AND CONCLUSIONS
A full set of simulations has been realized by means of Cadence-Spectre simulator. 
A. Placements of the cells
According to Fig.6 , the individual cells are represented by rectangles with the appropriate shapes and areas.
Since the driver requires two identical level shifters, the use of mirror-image placements for the cells will have a lot of benefits. First, it will save layout efforts, since same layout can be used for both level shifters. Second, it will ensure that the two level shifters will have good matching between each other and, consequently, similar electrical characteristics
B. Routing of the high-current leads
The large amount of output current, 50mA, required to drive the GaN HFET devices at 10MHz, forces the use of layout techniques peculiar to high-current circuits. In particular the routing of the high-current leads represents an important aspect for the reliability of the circuit.
Normally, electromigration sets a lower limit on the width of a high-current lead, but metal resistance often forces the use of much wider leads. In the design all high-current leads should be kept as short as possible to minimize unnecessary metal resistance [21] . Fig. 6 highlights the locations of the high-current leads along with the equivalent DC current they need to conduct.
The proposed locations of the high-current power leads VSSH and GND make sure that these two leads can access all the related cells easily and with short lengths.
C. Layout considerations of the LV digital circuit
As shown in Fig. 6 , the digital circuit includes the pulse generator and two buffers in the doted block.
The digital block is powered by the LV power supply, VDD. In order to obtain good isolation between the digital and the analog part of the circuit, we can benefit from the use of one of the facilities of the process H35B4: it is allowed to use floating LV-devices instead of substrate based LV-devices for the LV digital circuit.
This decision is due to the following reasons [15] :
(1) Floating devices are more robust against substrate noise; 
VI. SUMMARY AND FUTURE WORK
In this paper, the integrated circuit implementation of the diver circuit introduced in [4] for 100V, 1A GaN HFETs switching at 10MHz is described.
The layout design and the implementation process are discussed, underlining the different options settled.
The full set of pre-layout simulation results shown, fully confirm the possibility to exploit the peculiar characteristics of GaN devices.
The design of the IC chip is currently in progress and the chip will be taped out at the end of April 2008.
